منابع مشابه
Verifying a File System Implementation
We present a correctness proof for a basic file system implementation. This implementation contains key elements of standard Unix file systems such as inodes and fixed-size disk blocks. We prove the implementation correct by establishing a simulation relation between the specification of the file system (which models the file system as an abstract map from file names to sequences of bytes) and ...
متن کاملOn Verifying a File System Implementation
We present a correctness proof for a basic file system implementation. This implementation contains key elements of standard Unix file systems such as inodes and fixed-size disk blocks. We prove the implementation correct by establishing a simulation relation between the specification of the file system (which models the file system as an abstract map from file names to sequences of bytes) and ...
متن کاملVerifying File System Consistency at Runtime
Existing file-system reliability methods, such as checksums, redundancy, or transactional updates, provide limited defenses against file-system bugs that cause disk corruption. The existing workarounds, based on using backups or repairing the file system, are painfully slow. Worse, the recovery is performed much after the error occurred, and thus may result in further corruption and data loss. ...
متن کاملVerification of compiled code
Compilers can introduce serious errors into programs whose source code appears to be correct. Modern compilers are reliable tools but we must resign ourselves to the fact that mistakes will be made by the compiler and we must therefore minimise the risk that those errors go unchecked. Previous attempts at showing the correctness of compilation have either sought to verify the compiler itself or...
متن کاملCompiled Code Acceleration on Fpgas
The ROCCC (Riverside Optimizing Configurable Computing Compiler) is an optimizing C-to-VHDL compiler used to compile routines written in a subset of C to an application-specific circuit on an FPGA. ROCCC incorporates several powerful parallelizing transformations targeted towards code generation for FPGAs and can achieve performance comparable to hand-coded VHDL. We have demonstrated speedups r...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Formal Aspects of Computing
سال: 2011
ISSN: 0934-5043,1433-299X
DOI: 10.1007/s00165-011-0198-z